Abstract-Piezoelectric vibration energy harvesting is becoming a promising solution to power wireless sensors and portable electronics. While miniaturizing energy harvesting systems, rectified power efficiencies from miniaturized piezoelectric transducers (PTs) are usually decreased due to insufficient voltage levels generated by the PTs. In this paper, a monolithic PT is split into several regions connected in series. The raw electrical output power is kept constant for different connection configurations, as theoretically predicted. However, the rectified power following a full-bridge rectifier (FBR), or a synchronized switch harvesting on an inductor (SSHI) rectifier, is significantly increased due to the higher voltage/current ratio of series connections. This is an entirely passive design scheme without introducing any additional quiescent power consumption, and it is compatible with most of the state-of-the-art interface circuits. Detailed theoretical derivations are provided to support the theory, and the results are experimentally evaluated using a custom microelectromechanical system PT and a complementary metal-oxide-semiconductor rectification circuit. The results show that, while a PT is split into eight regions connected in series, the performance while using an FBR and an SSHI circuit is increased by 2.3× and 5.8×, respectively, providing an entirely passive approach to improving energy conversion efficiency.
I. INTRODUCTION

I
N THE past decade, piezoelectric vibration energy harvesting has shown its promising ability to power wireless sensor nodes by transducing environmental kinetic vibration energy into electricity [1] - [4] . Fig. 1 shows a widely used cantilevered piezoelectric transducer (PT) [5] - [7] . The device consists of a piezoelectric material sandwiched by two electrode layers standing on a substrate; a proof mass is usually added at the free end to adjust the resonance frequency and increase the output power [8] - [11] . The raw output power of a typical PT varies between hundreds of nanowatts and hundreds of microwatts depending on the scale, structure, and piezoelectric material. Although this can power some low-power electronic devices, it cannot be directly used, as it is a very unstable ac energy source. The actual usable power significantly depends on the conversion efficiency of rectification circuits employed [12] , [13] .
The most widely used rectifier for a PT is a full-bridge rectifier (FBR), which employs four passive diodes connected between the PT and an energy storage capacitor [5] . The circuit diagram and associated waveforms are shown in Fig. 2 . While the PT is vibrating, it can be modeled as a current source I P in parallel with a capacitor C P . The inherent capacitor C P is formed by the top and bottom electrode layers of the PT. An energy storage capacitor C S is connected at the output to store the rectified dc power. The waveform shows that, in order to overcome the voltage threshold set by the FBR and transfer energy into C S , the voltage across the PT (V PT ) needs to attain either V S + 2V D Fig. 3 . SSHI rectifier and associated waveforms.
or −(V S + 2V D ), where V S is the voltage across C S and V D is the forward voltage drop of the diodes. After each half period of vibration, the polarization of V PT alters; hence, some generated energy is wasted to flip V PT from V S + 2V D to −(V S + 2V D ), or vice-versa. The wasted part is illustrated in the figure with black areas. After V PT is flipped and it attains one of the two thresholds, the remaining energy generated in this half period can be transferred into C S . In order to overcome the threshold, the open-circuit voltage amplitude generated by the PT, noted as V OC , needs to be higher than V S + 2V D so that the power conversion efficiency of the FBR is not zero. This condition can be expressed as
This is the condition for an FBR to start operating. If (1) is not satisfied, all generated energy by the PT is wasted in continually flipping V PT , and the power efficiency in this case is zero. Even if it is marginally satisfied, the efficiency can be extremely low as most of the energy is wasted. The open-circuit amplitude, V OC , is proportional to the applied excitation level if the PT is vibrating in the linear range. When the PT is implemented in a place with weak excitation, V OC can be too low to satisfy the condition in (1) . Especially, when a microelectromechanical system (MEMS) PT is employed, V OC can be as low as a few hundreds millivolts under low and noisy excitation levels. In this case, the power extraction efficiency of an FBR is zero when the voltage V S goes to the level of V OC .
Recently, many active rectifiers have been proposed to increase the power rectification performance [14] - [28] . The synchronized switch harvesting on an inductor (SSHI) rectifier is one of the most efficient interface circuits designed to synchronously flip the voltage V PT to reduce the energy loss due to voltage flipping [29] - [34] . Fig. 3 shows the circuit diagram and associated waveforms of an SSHI rectifier. An SSHI circuit employs an inductor to form an RLC oscillation loop to flip the voltage V PT at each zero-crossing moment of I P . While a zerocrossing moment of I P is detected, a pulse φ F is generated to close the RLC loop for a certain time duration. The voltage V PT is then flipped from ±(V S + 2V D ) to ∓(V S + 2V D ) with a loss of V F , as illustrated in the figure. As the closed RLC loop helps flip V PT , wasted energy (shown by black areas) is decreased; hence, energy conversion efficiency is significantly increased compared to a passive FBR [35] . However, active interface circuits introduce issues on complexity, stability, cold-startup, and extra cost compared to passive FBRs. Hence, a topology to achieve a comparable power efficiency of reported active rectifiers is needed while employing a passive FBR instead of an active rectifier.
In this paper, a new topology is proposed to passively improve the power extraction performance of FBRs to achieve a comparable performance compared to state-of-the-art active rectification circuits (such as SSHI), without employing any additional component or circuit. Furthermore, if this topology is cointegrated with an SSHI circuit, the performance of the SSHI circuit can be further improved. The scheme is presented in Section II, and theoretical modeling of the topology is given in Section III. A MEMS harvester is used for experimental validation in Section IV, and a conclusion is provided in Section V.
II. PROPOSED TOPOLOGY
In this section, the concept underlying the proposed topology is presented. For PTs used in energy harvesting systems, the top and bottom electrode layers are usually designed to be monolithic, as shown in Fig. 1 . In this paper, the electrode layers are split into several, say n, equal regions, as illustrated in Fig. 4 . As the resulting n electrode regions stay on a common substrate with a common proof mass, while the PT is vibrating, the voltage signals generated in the n regions are with the same amplitude, frequency, and phase. Therefore, the n regions can be electrically connected in series, and the resulting opencircuit voltage is increased by n. Higher open-circuit voltage generated from the PT makes it easier to overcome the thresholds set by following rectification circuits; hence, the rectified power is significantly increased. Some previous works on electrode segmentation have been reported recently; however, they were focused on splitting the electrode orthogonality along the strain line to analyze strain distribution and power in different regions [36] - [38] . The following section will focus on modeling a PT with n split electrode regions. The theoretical modeling shows that the rectified power while the electrode is split into eight regions is increased by 2.5× and 11× for an FBR and an SSHI circuit, respectively. It is worth mentioning that this series configuration is a purely passive design method, which does not employ any additional active or passive components or circuits, to increase the rectified power. Hence, this new approach can be employed together with state-of-the-art interface circuits.
III. MODELING
A. Raw Electrical Power
The raw output power from a PT is analyzed in this section. The raw output power means the power consumed in a resistive load connected with the PT with the impedance matching. Fig. 5 shows the equivalent circuit diagram of a monolithic PT, a parallel-connected n-region PT, and a series-connected n-region PT, from top to bottom, respectively. Assuming that the gaps between adjacent electrode regions are negligible and the effect of these gaps to vibration amplitude and frequency is also negligible, a monolithic PT can be regarded as a parallelconnected n-region PT.
As a first step, the monolithic model is analyzed. While the PT is excited, I P and C P are the current source and the internal capacitance for the monolithic model, respectively. The current source can be expressed as I P = I 0 sin(ωt), where ω = 2πf P and f P is the excitation frequency. Hence, the total charge generated by the PT in a half period (T/2) can be calculated, which is expressed as
Assuming that the PT is operated as an open circuit, all generated charge Q total flows into C P . Therefore, the open-circuit zero-to-peak voltage amplitude is calculated as
In order to measure the raw output power generated from a PT, a variable load resistor R L is connected to the PT, as shown in Fig. 6 . The resistance R L is varied to match the internal impedance of the PT in order to find the peak output power consumed in the R L . While a resistor R L is connected to a monolithic PT, the current amplitude in R L can be expressed as
Hence, the output power consumed in the resistor R L can be calculated as
The output power P R attains its peak while
Hence, the raw output power of a monolithic model is
After the electrode layer is split into n equal regions, the area of one region is 1/n of the monolithic area. Therefore, the current source and the inherent capacitance for each individual region can be expressed as I P /n and C P /n, respectively. While the n regions are electrically connected in series, the equivalent current source and the inherent capacitance for the resulting PT are I P /n and C P /n 2 , respectively. Hence, the open-circuit voltage amplitude becomes
The subscript n represents the n-region series-connected model. It can be seen that the open-circuit voltage is increased by n times compared to the monolithic model. However, the current is decreased by n times to I P /n. If a variable resistor R L is connected to this series model, as shown in Fig. 7 , similar derivations can be performed for this series model. The current amplitude in R L can be expressed as
Hence, the output power consumed in the resistor R L for this n-region model can be calculated as The peak output power consumed in R L is achieved while
, and the peak power is calculated as
Comparing the results obtained in (6) and (10), the output power is exactly the same, and it does not depend on the number n. Hence, the series configuration does not help increase the raw output power consumed in an impedance-matched resistive load. While keeping the raw power unchanged, output voltage is increased by n by sacrificing the output current by n. A rectification circuit is needed for ac-to-dc conversion, and the power efficiency of such a circuit determines the usable rectified power. The redistribution between voltage and current of series configurations is extremely useful to increase the extracted power while using some particular rectification circuits. For example, while an FBR is employed, as shown in Fig. 2 , the circuit starts to extract energy, while V OC > V S + 2V D is satisfied. In order to achieve the maximum power point (MPP) of an FBR, V OC should be at around 2(V S + 2V D ). Assuming V S is around 3 V and V D = 0.3 V, the MPP is achieved while V OC = 7.2 V, which is equivalent to a peak-to-peak voltage of 14.4 V. This high open-circuit voltage can possibly be attained for macroscopic PTs under high excitation levels. However, for MEMS harvesters, it is extremely hard to attain since the peakto-peak voltage from a MEMS harvester usually varies between hundreds of millivolts and a few volts. Therefore, series configuration can be useful to improve power efficiency of rectification circuits, and the derivations will be performed in the following parts.
B. Full-Bridge Rectifier
Assuming that the electrode is split into n regions, the corresponding current source and inherent capacitance are I P /n and C P /n 2 , as previous explained. The number n can be any positive integer. While n = 1, the analyzed model is a monolithic model without splitting the electrode. The equivalent circuit diagram when an FBR is employed is shown in Fig. 8 . In a half period of I P , the total generated charge can be expressed as
As previously explained and shown in the waveforms in Fig. 2 , a certain amount of charge is wasted in flipping
Hence, assuming the condition in (1) is satisfied, the remaining charge that can be transferred into C S after flipping V PT is calculated as
As the open-circuit voltage amplitude, V OC , generated in one individual region is given in (7), the above equation be rewritten as
Assuming that the voltage increase in C S is very small compared to V S , the energy transferred into C S in this half period is
(14) Hence, the average rectified power in this half period is
(15) Setting the derivative of the above equation to 0, it can be found that P FBR(n ) achieves its maximum power, while V S equals an optimal voltage expressed as
Then, the maximum output power of an FBR can be expressed as
The power shown in (17) is the maximum power obtained using an FBR with the proposed split-electrode method. It can be seen that the proposed method increases the output power by decreasing the effect introduced by the forward voltage drop of diodes. Although discrete diodes have lower V D values, they occupy a large board area to be implemented. While system miniaturization becomes one of the key design considerations for wireless sensor networks, diodes are widely integrated onchip with other rectification and power management circuits to minimize the system size. However, on-chip Schottky diodes usually have higher forward voltage drop compared to discrete diodes. Hence, the proposed method is extremely useful, while on-chip diodes are employed, since V D for on-chip Schottky diodes is usually around 0.3 V.
Assuming the open-circuit voltage V OC = 1.5 V and the voltage drop of the diodes is V D = 0.3 V, the normalized power expressed in (15) can be plotted in a range of V S . The results are shown in Fig. 9 . The diode voltage drop, V D = 0.3 V, is experimentally measured using the FBR in the following experiment section to keep the consistency between simulations and measurements. While n = 1 where the electrode is not split (or split electrodes connected in parallel), the peak power in this case is normalized to 1. While the electrode is split into eight regions connected in series (n = 8), the rectified power is increased by 2.5× compared to the monolithic model. In addition, the MPP is attained at a higher V S value to accommodate loads requiring higher supply voltages.
C. SSHI Rectifier
After studying the performance of an FBR, this section analyzes the rectified power for different series configurations, while an SSHI interface circuit is employed. Similar to the previous section, the electrode of the PT is assumed to be split into n equal regions connected in series. Hence, the resulting current source and inherent capacitance are I P /n and C P /n 2 , respectively. Fig. 10 shows an SSHI interface circuit connected with this n-region PT. The SSHI circuit employs an RLC loop to flip V PT in a half pseudoperiod with a loss V F . Hence, before the flipping,
The loss in a half pseudoperiod can be expressed as
where R is the total resistance in the RLC loop, which consists of the dc resistance of the inductor, the ON resistance of switches and other parasitic resistance in wires and contacts. Detailed derivations of this voltage loss ratio can be found in [30] . The factor η F is the voltage loss ratio expressed as The total charge generated in the current source in a half period has been calculated in (11) . After a certain amount of charge is wasted to compensate the flipping loss V F , the remaining charge that can be transferred into C S is expressed as
Assuming the voltage increase in C S is small, energy transferred into C S is
Hence, the average rectified power by an SSHI circuit is
Setting the derivative of the above equation to 0, it can be found that P SSHI(n ) achieves its maximum power, while V S equals an optimal voltage expressed as
Then, the maximum output power of an SSHI rectifier can be expressed as
Assuming the open-circuit voltage V OC = 1.5 V, the voltage drop of the diodes is V D = 0.3 V, and the flipping loss η F = 0.5 for n = 1, the normalized power expressed in (22) can be plotted in a range of V S . Fig. 11 shows the normalized output power, while the peak value for n = 1 is normalized to 1. It can be seen that the output power is significantly increased, while the electrode is split into more regions connected in series. For n = 8, the power is increased by 11× compared to the monolithic electrode model, and the MPP is attained at V S = 80 V.
Comparing the results shown in Figs. 9 and 11, series configurations show higher performance improvement in the SSHI circuit compared to the FBR. This is because the voltage flipping loss, expressed as (19) , is significantly decreased while n goes larger. In the assumptions of Fig. 11 , η F is assumed to be 0.5 for n = 1. While n goes to 2, 4, and 8, the value η F is decreased to 0.267, 0.138, and 0.07, respectively. Hence, more efficient voltage flipping helps further increase the performance of series models. In the next section, experiments are performed to evaluate the performance improvement using series configurations with a MEMS piezoelectric harvester and complementary metal-oxide-semiconductor (CMOS) rectification circuits.
D. Power Efficiency Analysis
The power conversion efficiency of a rectifier is given by the ratio between the output power and the input power of the rectifier, which can be expressed as η RECT = P O /P IN . In order to analyze the power efficiencies with the proposed method for full-bridge (FB) and SSHI rectifiers, P O and P IN need to analyzed.
For FB and SSHI rectifiers, while the electrode of the PT is split into n regions connected in series, the optimal V S values are expressed in (16) V OC respectively, which are n times higher than the case of n = 1 for both the FBR and the SSHI. Since the current generated by the n-region PT and flowing into rectifiers is decreased by n times, the input power P IN for both FB and SSHI rectifiers does not change for different n values. However, according to (17) and (24), it can be seen that the output power of FB and SSHI rectifiers is increased at higher n values. Since the power efficiency is expressed as η RECT = P O /P IN , the power efficiencies of the proposed scheme (n > 1) for both FB and SSHI rectifiers are increased compared to conventional PTs with monolithic electrodes (n = 1), since P O is increased while P IN keeps constant.
IV. EXPERIMENTS
The proposed connection topology was experimentally validated, and the experimental setup is shown in Fig. 12 . During the measurements, a custom MEMS cantilevered PT was fabricated and placed on a shaker (LDS V406 M4-CE), which was excited at the natural frequency of the MEMS PT at 220 Hz. The shaker is driven by an excitation signal from a function generator (Agilent 33250A 80 MHz) and amplified by a power amplifier (LDS PA100E). A dc power supply (Agilent E3647A) was employed to provide a 1.5-V supply to the SSHI circuit.
A microphoto of the MEMS PT is shown in Fig. 13 . The size of the cantilever is 8 × 3.5 mm. The electrode of this cantilever is split into eight regions, as shown in the figure; hence, the width of one electrode is around 1 mm. A common proof mass is located at the free end to ensure that the voltage signals generated by the eight regions are approximately at the same amplitude, frequency, and phase. The size of the monolithic proof mass is 8 × 1.5 mm. For each region, there are two pads for top and bottom electrodes; hence, 16 pads in total for eight regions. As there are eight regions for this particular PT, the number n can be equal to 1, 2, 4, or 8 in this implementation. This design is suitable for MEMS mass production, as the electrode is split during the layout design stage and no additional manual operation is required.
A. Raw Electrical Power
In order to measure the raw output power, the PT is connected with a variable resistor. The excitation acceleration level is turned to 1 g, and the open-circuit zero-to-peak voltage amplitude generated from the PT is around V OC = 1.5 V. This V OC is the voltage while the eight regions are connected in parallel, and, hence, are equivalent to a large monolithic electrode without being split. The inherent capacitance C P with eight regions connected in parallel is measured to be 3.52 nF. The measurements were performed for different series configurations for n = 1, 2, 4, and 8. When all the eight regions are electrically connected in parallel or in series, this corresponds to the cases for n = 1 and n = 8, respectively. The n = 2 connection is formed by connecting left four regions in parallel and right four regions in parallel and then connecting these two parts in series. Similarly, electrodes can be connected together for the case n = 4. The measured output power for different connection configurations is shown in Fig. 15 . It can be seen that the peak powers for different n values are almost at the same level; however, they are attained for different load resistance values. Fig. 15 shows that the four MPPs are achieved while R L is at around 0.2, 0.8, 3, and 12 MΩ, respectively. These results closely match the calculations in Section III-A, where the matched load resistor is found to be n 2 times higher for the n-series PT. These results prove that different connection configurations do not change the raw ac output power; they only change the internal impedance of the PT (or voltage/current ratio from the PT), which results into different load resistor values to match the internal impedance. While this section proves the unchanged ac output power, the next two sections show the performance enhancement of the rectified dc power.
B. Full-Bridge Rectifier
The MEMS PT is tested with an on-chip FBR in this section. Fig. 14 shows the chip micrograph of the FBR and the SSHI circuit, which will be used in the next experiment. The circuit is implemented in a 0.18-μm high-voltage CMOS process. The active area of the FBR is less than 0.02 mm 2 , which consists of four on-chip Schottky barrier diodes. The measured forward voltage drop of the diodes is around 0.3 V.
In the experiments with an FBR, the excitation acceleration is set at 1 g (V OC = 1.5). The measured waveform of the voltage across the PT, V PT , is shown in Fig. 16 . It can be seen that V PT needs to attain either V S + 2V D or −(V S + 2V D ) to transfer energy into the storage capacitor C S . The voltage V S is set to 2 V, and the n = 4 configuration is used in order to show an operating FBR. If n = 1 is used for this high V S , the measured waveform for V PT will be a simple sine wave around the ground, since it cannot overcome the threshold set by the FBR. Hence, smaller n configurations only work for lower V S , and the proposed series configurations are able to work for higher V S values. Fig. 17 shows the measured output power extracted by an FBR using different series configurations. The measurement on a particular V S value is performed by charging C S from its current V S to a value slightly higher. The power is calculated with the energy increased in C S divided by the time elapsed for charging. According to these results, the n = 2, 4, and 8 configurations increase the output by 1.7×, 2.1× and 2.3×, respectively, compared to n = 1. In additional, the MPPs for n = 2, 4, and 8 configurations are achieved at higher V S values. These results closely match the theoretical calculations and show the evident performance improvement of the proposed topology.
Although the raw ac output power is not changed for different connection configurations in Section IV-A, the high voltage/current ratio generated from the PT with a larger number of n, in this section, is experimentally proved to increase the performance while using an FBR. This dc power improvement is obtained without employing any additional circuit or component, hence with no extra cost or complexity of the system. Besides improving the performance of FBRs, the next section shows the experimental results to prove the performance enhancement with an SSHI rectifier.
C. Bias-Flip Rectifier
This section presents the measured results of the MEMS PT using an SSHI circuit implemented in a CMOS process. The optical micrograph of the circuit is shown in Fig. 14 , and the circuit implementation is presented in Fig. 18 . The SSHI circuit used here is a conventional simplified bias-flip rectifier [30] , [32] , [33] . Since the aim of this paper is not on the SSHI circuit itself, but to present the series configuration topology and show how it improves output power, design details of the circuit are not presented. The SSHI circuit is only designed to be operational without additional features, such as self-powering, coldstartup, MPP tracking, etc. This simplified SSHI circuit consists of an FBR, a zero-crossing detection block, and a switch control block. The inductor is implemented off-chip with the value of 1 mH. The active chip area of the SSHI circuit including the FBR is around 0.1 mm 2 . The zero-crossing detection block aims to detect the zero-crossing moment of I P , and this is the moment to start flipping V PT . When I P is close to zero, the diodes of the FBR are just about to turn OFF. At this instance, one of V P and V N is at −V D and it begins to increase. Hence, two continuoustime comparators are employed to compared V P and V N with a reference voltage V ref , which is set slightly higher than −V D to find the moment when V P or V N begins to increase from −V D . The output of the two comparators are ANDed and a synchronous signal, SY N , is generated for each zero-crossing moment of I P . The signal P N indicates the polarization of V PT before it is flipped. The two outputs of this block are φ P and φ N , which drives the switches in the switch control block. These two signals selectively copy SY N according to P N. The switch control block read φ P and φ N to close the RLC loop to flip V PT . Since the SSHI circuit is designed to experimentally validate the performance improvement of the proposed series topology, the transistor-level circuit implementations of this circuit are not presented in details in this paper. Some good examples on implementing highly efficient SSHI circuits have been presented in [29] , [30] , [32] , and [33] . Fig. 19 shows the measured waveforms of V PT for different series configurations. As mentioned in Section III-C, the voltage flip loss ratio is expressed as
; hence, a higher value of n (more electrode regions connected in series) significantly decreases η F . This can be well-observed from Fig. 19 . While n = 1, the flip loss is around 50%, and this value is decreased to near 20% for n = 8. The improved voltage flipping can further increase the performance of the proposed series configurations. Fig. 20 shows the measured output power extracted using the SSHI circuit for different series configurations. The figure shows that for n = 1, the maximum power is around 0.8 μW.
The maximum power is increased to 1.82, 3.62, and 4.61 μW for n = 2, 4, and 8, respectively. Therefore, the performance compared to n = 1 is improved by 2.3×, 4.5×, and 5.8×, respectively. It can also be seen that the MPP is not attained for n = 8 because the thick-oxide MOSFETs used in the CMOS process can tolerate up to 20-V drain-source voltage. Hence, the power can only be measured for V S up to 20 V. However, the theoretical results, shown in Fig. 11 , imply that if V S can be higher, the extracted power could be further increased. Table I shows the performance comparisons with state-ofthe-art interface circuits for piezoelectric energy harvesting. The results for this work are split into two parts: with a passive FBR and with an SSHI circuit. The performance enhancement figures (the last column) for this work vary in a range according to the split electrode number n. For example, the figures 1.7 for FBR and 2.3 for SSHI are measured while n = 1; the figures 2.3 for FBR and 5.8 for SSHI are measured while n = 8. The results show that while the electrode is split into eight regions connected in series (n = 8), the performance enhancement while using a passive FBR achieves 2.3×, which is comparable to the reported active interface circuits. Compared to reported interface circuits, the proposed scheme does not employ any active rectification circuit, which significantly reduces the system complexity, volume, and cost. When the proposed scheme is cointegrated with an active SSHI rectifier, the system shows higher performance enhancement (5.8× while n = 8) compared to state-of-the-art active rectification circuits.
V. CONCLUSION
In this paper, a series configuration topology was proposed, where the monolithic electrode layer of a piezoelectric energy harvester was split into several equal regions connected in series. The theoretical modeling shows that series configurations do not increase the raw output power, which is consumed in an impedance-matched resistive load, from a PT. However, it reconfigures the distribution between the voltage and current generated from the PT to make the generated energy easily overcome thresholds set by following rectification circuits; hence, the rectified power is significantly increased.
A MEMS PT with eight electrode regions was fabricated to evaluate the theory. With equal eight regions, the series stage number n can be set to 1, 2, 4, or 8, respectively. In order to measure the rectified power by an FBR and an SSHI circuit, a 0.1-mm 2 CMOS circuit was designed and integrated with the MEMS PT for measurements. The measured results show that, for n = 8, the rectified power is increased by 2.3× for an FBR and 5.8× for an SSHI circuit, compared to the monolithic electrode model (n = 1). Compared to state-of-the-art interface circuits designed for piezoelectric energy harvesting, the topology proposed in this paper is a purely passive method to increase the overall performance. Since no additional component or circuit is employed, this method can be employed together with most of the passive (FBR) or active (SSHI) rectification circuits to further increase the performance without introducing more power consumption or instabilities into the system. In the experiments, the value of n was chosen as 1, 2, 4, and 8 because the PT designed for this work consisted of eight electrode regions. Once a PT is designed, fabricated, and implemented, it is difficult to change the electrode configuration. However, the number n can be any positive integer, which should be defined during the PT design stage with considerations of the environmental vibration conditions. Theoretically, output power can be increased with a large number n; however, a larger n number results in higher V S voltage to attain the MPP. Hence, the preferred operating V S voltage should also be considered while choosing a suitable n number.
